Slashdot Mirror


User: auraleyes

auraleyes's activity in the archive.

Stories
0
Comments
1
First seen
Last seen
Profile
(view on slashdot.org)

Comments · 1

  1. Re:VHDL + FPGA on gEDA (GPL'ed Electronic Design) In EE Times · · Score: 2, Informative

    B4. What tools are frequently requested but are not going to be developed?

    These tools are frequently requested, but will not be developed unless somebody steps up for the challenge.

    o IC/ASIC designer.
    o A VHDL/Verilog simulator.
    The FreeHDL project will create a free VHDL simulator which gEDA will use.