← Back to Users
bjdooks's activity in the archive.
ARMv6 had the option to be cache coherent between cores. ARMv7 adds optional coherent bus support. Most manufacturers I have seen opt for just coherency between the cores which means you still have to flush cache by address for some DMA operations.
Slashdot Mirror
ARMv6 had the option to be cache coherent between cores. ARMv7 adds optional coherent bus support. Most manufacturers I have seen opt for just coherency between the cores which means you still have to flush cache by address for some DMA operations.