1) There are two complete CPU cores (two FPU units per core) => 4 FPU units per chip. 2) They share a common L2 cache and it is of high enough bandwidth such that performance is not degraded. 3) It uses the copper process, but it's not the same process as the one IBM announced. This is a newer process (0.18 micron targeted instead of 0.25 micron).
These are NOT PowerPC's, they are part of the Power Series by IBM. Thus, they will not run standard PowerPC software including MacOS. Note that there is serious bus differences between the Power and the PowerPC such that a G3 (and a G4) look like a meager paper-cup-with-thread communications protocol. However, Linux will probably run on it just fine with a few modifications to the current Power version.
Slashdot Mirror
1) There are two complete CPU cores (two FPU units per core) => 4 FPU units per chip.
2) They share a common L2 cache and it is of high enough bandwidth such that performance is not degraded.
3) It uses the copper process, but it's not the same process as the one IBM announced. This is a newer process (0.18 micron targeted instead of 0.25 micron).
Can a AA battery handle 50+W worth of power? :)
These are NOT PowerPC's, they are part of the Power Series by IBM. Thus, they will not run standard PowerPC software including MacOS.
Note that there is serious bus differences between the Power and the PowerPC such that a G3 (and a G4) look like a meager paper-cup-with-thread communications protocol.
However, Linux will probably run on it just fine with a few modifications to the current Power version.