A History of PowerPC

A reader writes: "There's a article about chipmaking at IBM up at DeveloperWorks. While IBM-centric, it talks a lot about the PowerPC, but really dwells on the common ancestory of IBM 801" Interesting article, especially for people interested in chips and chip design.

Comments

Chip design in a nutshell for the lazy:

[Anonymous Coward]

Cut up a russet potato into thin strips or wedges.

Fry in oil or bake in oven.

Salt.

Enjoy!

Re:Chip design in a nutshell for the lazy:

[Lord Kano]

You dumb ass. That's chip fabrication!

Re:Chip design in a nutshell for the lazy:

[bhtooefr]

Following those directions is chip fabrication. He just designed a chip, and told you to how to fabricate it.

Big Endian

[nycsubway]

I'm not a fan of big endian... or is it little endian... I dont remember, but I do know, if it's backwards, it's backwards because it's reverse of what I'm used to.

Interesting quote from the article

[alispguru]

Buried in the middle of a section talking about CMOS, we find this:

Thus, in the days when computing was still so primitive that people thought that digital watches were a neat idea, it was CMOS chips that powered them.

You find Douglas Adams fans all over, don't you?

Obligatory Quote of the Day

[crumbz]

"Finally, the Fishkill operation is so hip that the server room runs exclusively on Linux."

I didn't think it was possible to use the words "Fishkill" and "hip" in the same sentence with a straight face.

One of the coolest things about PowerPC chips

[Anonymous Coward]

Is its revolutionary three level cache architecture, utilising a 3-way 7 set-transitive cache structure, which gives performance equivalent to a 2-level traditional x86 style cache for more content addressable memory. Each processor has a direct triple-beat burstless fly-by cache gate interface capable of fourteen sequential memory write cycles, including read/write-back and speculative write-thru on both the instruction and data caches. Instruction post-fetch, get-post, roll-forward and cipher3 registers further enhance instruction cache design, and integrated bus snooping guarantees cache coherency on all power PC devices with software intervention. Special cache control and instructions were necessary to control this revolutionary design, such as 'sync', which flushes the cache, and the ever-popular 'exeio' memory fence-case instruction, named after the line in the popular nursery rhyme.

Re:For those who want PPC970 without getting a Mac

[Lord Kano]

Geez, I can't believe I'm saying this, but it would be cheaper to just buy a Mac.

LK

G5 laptop?

[DreadSpoon]

Can anyone tell me where I can buy a G5 laptop?

Sure! Send me your CC info and I promise I'll send you a G5 laptop! I'm also selling Playstation 5s.

Re:For those who want PPC970 without getting a Mac

[mdw2]

Gotta love the "Add to Cart" buttons on the POWER 275 workstation page :)