Slashdot Mirror
Dell Set to Introduce AMD's Triple-core Phenom CPU
An anonymous reader writes "AMD is set to launch what is considered its most important product against Intel's Core 2 Duo processors next week. TG Daily reports that the triple-core Phenoms — quad-core CPUs with one disabled core — will be launching on February 19. Oddly enough, the first company expected to announce systems with triple-core Phenoms will be Dell. Yes, that is the same company that was rumored to be dropping AMD just a few weeks ago. Now we are waiting for the hardware review sites to tell us whether three cores are actually better than two in real world applications and not just in marketing."
Making 3-core machines out of 4-core CPUs will do wonders for their yield. So many chips get trashed because of single tiny failures, this will allow them to keep any chip with any number of failures as long as they are limited to just one of the cores. The same sort of benefit Intel saw by using Pentiums with bad cache segments to make Celerons, or nVidia saw when disabling (supposedly) bad pipelines to turn 16-pipe GPUs into cheaper 12-pipe versions.
I am sure some units will make it through the process with a functional-enough fourth core to be useful to "overclockers", but I think the majority will have actual problems. That is, unless there is no 4-working-core version of this processor for the known-working ones to be sold as?
One concern... How do they keep thermal load even if 1/4 of the die is not running?
It allows them to sell chips with one of the cores broken, thereby getting higher yields from their production lines.
Azh nazg durbataluk, azh nazg gimbatul, Azh nazg thrakataluk agh burzum ishi krimpatul! This sig blocked by Slashdot.
So, does one have to purchase 1.5 Vista licenses?
With a quad core system, each core cant directly talk to the core diagonal to it which slows things down. That's not correct. In the Phenom, all four cores are connected to the crossbar and can communicate equally.
But when you think about it, there's a lot of times when a triple core will be "faster" than a quad core.
Like modeling the behavior of triple-core computers, for instance...
ZuluPad, the wiki notepad on crack
If the demand for triple core processors is higher than the supply of quad core processors with one defective core, then AMD could disable a working core on the quad core chips to ensure supply.
Happens all the time in graphics cards. The main difference between different model numbers in the same line is the number of pipelines on the GPU. Top end cards have them all enabled, lower models progressively less. Often the lower end cards will have working pipelines disabled.
Seriously, if the price difference is enough to make buying one of these "tricores" worth it, and more importantly, if these Dells allow me to throw in a "real" Phenom aftermarket (or even ship with the option to buy a true quad-core Phenom...) well, more power to them.
Not only that, AMD seriously wins in this -- they sell these (likely Dell Precision Workstations and/or Dell XPSes) with their "tri" core CPUs, as well as -- I would wager -- their Quad Core CPUs as an upgrade, and they'll start to finally make some inroads with them. So far the impression I've gotten is that both Intel and AMD's quad core offerings have been kinda DOA with consumers (as opposed to the enterprise). But then again, I typically work with office workstations (Optiplex, PWS, etc).
Ob-Full Disclosure: I work for Dell as a Prosupport Tech Support Agent.
:(
You're sold a three core chip, it has three working cores.
Which part of that is "defective", misleading, or unfit for purpose?
How many dual core chips are really four core chips with two failed cores? Do you know? Face it, it's just the number three which bugs you, and that's pretty childish...
No sig today...
There are a couple known problems with the first spin of the Phenom die (codename Agena).
The first (and less relevant) problem is the TLB errata. The second (and more relevant to this discussion), is a problem in which core #2 (out of [0,1,2,3]) is lower yielding than the first three. For example, on the same CPU die, cores [0,1,3] may work fine at 2.6Ghz, but core [2] yields only at 2.0GHz. This is a widespread problem, mostly found out through failed overclocking attempts.
Google it yourself and find out..
You've just demonstrated that you don't have a clue about how an application is ran, let alone how an operating system manages the running processes. For starters, you keep on blabbering about "programs handling cores". That does not have any basis on reality, as the only "program" that can be stated that handles "cores" is the operating system. That's all. The remaining programs that the operating system executes may spawn processes and may be multi-threaded but they do not nor they can handle "cores". At all.
Moreover, even if a certain program, running on a 4-core system, generates 4 processes or threads, you still cannot claim that that particular program "handles 4 cores". It is up to the operating system to manage the system's resources, including where and how a process is ran. It might even run all the 4 processes or threads in the same core.
Another silly thing that you imply which is clearly wrong is that a user can only take advantage of the multiple cores in a system if that user happens to run applications which spawn as many processes or threads as the number of cores. That is just plain wrong. The operating system manages the execution of all the system's processes and threads, which means that it distributes the execution of those processes and threads through all the available processing cores. So, if you run 4 separate applications (single-process/threaded) on a decent operating system running on a 4 processing core system then the operating system may end up executing those 4 separate applications in the 4 separate processing cores. As any desktop computer is running at any given time more than 20 different processes (single or multi-threaded) then the advantage of having more processing cores on your system is rather obvious.
But hey, don't let logic and concrete knowledge on the issue get in the way of your judgement.
Slashdot, fix your code or at least hire someone who is competent at it to do it for you.
ok, I am an IC test engineer:
#1: you do test these chips before the saw step (chopping the wafer up into individual die)
#2: its hard to predict speeds/vcc/temp sensitive yields at that stage, but you do test all the die and usually check for full functionality (as much as the test coverage allows)
#3: once packaged, the chips are "binned" to functional fails, speed grades. etc, and are tested at temp, vcc limits for speed sorting. so you could have 1 core that fails at 30C with a high vcc, but the others are ok (this is should be rare since they all sit together on the wafer in close proximity, and thus shouldn't vary much from each other)
#4: nanoscopic defects occur and could take out one or two of the die. It would be advantageous to bin this out as a tri/dual core.
#5: I am 100% sure that if these become popular, there will be some chips that pass all tests fully, but have one core disabled. happens all the time.
JP
jp