Slashdot Mirror


Intel Scraps Plan For 4 Ghz P4 Chip

bizpile writes "It was reported earlier that Intel would be delaying the release of their 4Ghz Pentium 4 chips, but it now appears that they will be cancelling them altogether. The announcement came Thursday and Intel says they are going to rely on approaches besides faster clock speed to improve the performance of chips. Engineers are working to add additional cores to a single chip and improving the efficiency in how the chips interact with the rest of the system. Intel spokesman Chuck Mulloy said, "Those are the sort of things where you get more capability out of a processor by designing specific silicon solutions as opposed to just keep turning the clock faster." In the meantime, Intel is planning on releasing a 3.8 Ghz chip with 2mb of cache."

16 of 379 comments (clear)

  1. Re:So much for Moore's Law by kamikazichaser · · Score: 5, Informative

    Actually, Moore says that chip complexity will double along with relative performance, not clock speed. If Intel goes ahead with dual cores, and maybe quad cores later, then Moore's law is safe...for now

  2. Re:Bound to happen sooner or later by dsanfte · · Score: 2, Informative

    Whoops, got my units wrong. That should be 2.4cm/ns, and 0.6cm per hertz at 4Ghz.

    --
    occultae nullus est respectus musicae - originally a Greek proverb
  3. Re:Yipes! by networkBoy · · Score: 3, Informative

    "Moore's law will still be true. It's the doubling of *silicon* not the doubling of speed "

    more precice: doubling of Silicon's capibility or doing the same at half the size (die space) IIRC.
    -nB

    --
    whois gawk date unzip strip find touch finger mount join nice man top fsck grep eject more yes exit umount sleep dump
  4. Re:Bound to happen sooner or later by sH4RD · · Score: 2, Informative

    Actually your theory has already been destroyed by the folks who got 6GHz out of their P4. It was even stable enough to boot XP, so something is flawed with your ideas. So maybe there is a limit, but not anywhere near 4GHz.

    --
    WASTE - The Secure P2P
  5. Re:Bound to happen sooner or later by IcePop456 · · Score: 3, Informative

    But at the same time, you're not necessarily transfer individual electrons in a circuit. The actual net electron drift velocity is much smaller than the speed of an electron. When you call the UK the electrons (assume a copper wire) are not travelling at or near the speed of light. They are traveling around 72e-6 cm/s, or 72um/s. Yet, the call goes through almost instantly.....

  6. Re:moore's law limit by eddy · · Score: 2, Informative

    Those benchmarks doesn't mention the complexity, nor do they specify the number of transistors on the CPUs, so I don't see how you can draw your conclusion.

    --
    Belief is the currency of delusion.
  7. Re:Bound to happen sooner or later by Sebastopol · · Score: 5, Informative

    Common misconception. Electrons don't move at the speed of light. In fact, electrons aren't the primary charge carrier in half the transistors in the chip. Holes are (P vs. N).

    Charge carriers propagate at about the speed of molasses. Go read this website, it is great:

    http://amasci.com/miscon/eleca.html#light

    Here's an excerpt --

    THE "ELECTRICITY" INSIDE OF WIRES MOVES AT THE SPEED OF LIGHT? Wrong.
    In metals, electric current is a flow of electrons. Many books claim that these electrons flow at the speed of light. This is incorrect. Electrons actually flow quite slowly, at speeds on the order of centimeters per minute. And in AC circuits the electrons don't really flow at all, instead they sit in place and vibrate. It's the energy in the circuit which flows fast, not the electrons. Metals are always full of movable electrons, and when the electrons at one point in the circuit are pumped, electrons in the entire loop of the circuit are forced to flow, and energy spreads almost instantly throughout the entire circuit. This happens even though the electrons move very slowly.

    --
    https://www.accountkiller.com/removal-requested
  8. Re:Bound to happen sooner or later by drmerope · · Score: 5, Informative

    You're also off the mark. It is almost certain that there is no electrical pathway that spans the chip without hitting some logic. The number in 90nm (for best performance) is about 12000\lambda (\lambda = 90nm). Often signals propogate much smaller distances in a cycle. I assure you in one cycle no one is making a signal traverse the entire core. Modern CPUs are highly pipelined which is essentially to say that in one clock cycle data is transfered and processed within a very small section of the chip before being passed on to the next stage. This then frees the stage for the next bit of data. see http://en.wikipedia.org/wiki/Pipelining As a side consequence, what you mention is not the limiting the factor. Signals simply do not need to propogate across the chip in one cycle. What has really happened is the drive current available from each transistor has gotten smaller as the transistor itself has shrunk. The wiring capacitance has remained the same and begun to predominate over the gate capacitence. Thus, making the transistors smaller does not make the circuit faster as it once did. Also, as someone else pointed out, the mobility of electrons in semiconductors is no where near the numbers you quote. Electronics simply don't work the way you claim.

  9. Re:Yeah well Intel talks and talks... by bofkentucky · · Score: 2, Informative

    My understanding with the Slot 1 and 2 were designs to keep the cache on the same package, since they couldn't get 256k and 512k on a socket 7/8 sized package along with the SSE/MMX instructions. That way you didn't get asshole retailers that shipped expensive processors with no L2/L3 cache leaving the customers in the lurch.

    --
    09f911029d74e35bd84156c5635688c0
  10. Not just MHz by mwdmeyer · · Score: 5, Informative

    Remember intel has done other things to increase speed other than just MHz increase. Such as: 1) Increase Front Side Bus (in the p4's case 400 -> 533 and now 800MHz) 2) Increase Cache (256 -> 512 -> 1024 -> 2048kb) 3) SSE 1, 2 and 3 4) HyperThreading

  11. Re:Yipes! by SQL+Error · · Score: 2, Informative

    More precise still: The number of transistors giving the lowest cost per transistor doubles every (N) months.

  12. Re:It's about time. by andrewleung · · Score: 2, Informative

    ask, and someone will deliver:
    Pentium-M mini ATX motherboard from AOpen:
    http://www.watch.impress.co.jp/akiba/hotline/20041 009/etc_i855gme.html

  13. Re:BZZT! by burns210 · · Score: 2, Informative

    Any compitent person at slashdot(the "we" you are referring to) should have realized that a decade ago. Compare clock-to-clock a ppc(not just a mac, an ibm or moto box would work, but macs are most obvious) to an intel. PPC's do things (some, not necesarily all) in a much more efficient way, so an intel 1.2 ghz p4, doesn't necesarily mean it is faster than a motorla 1.0ghz G4. Quite the opposite most of the time.

    Sparc and Alpha processors were the same way, to some extent. Basicly, Intel racked 1 category that determines performance up so high, that it compensated for x86 less-efficient designs. That isn't bad, but once that 1 category can't get racked up higher as easily, Intel needs to start looking at other factors on hardware design, distances and improved layout, frontside bus speeds, etc to make that 3 ghz box, actually perform to its potential.

  14. Re:Emulation by ratboy666 · · Score: 2, Informative

    "...emulation, which is all about the MHz and basically non-parallelizable."

    First, emulation IS "parallelizable". There is usually a decision: emulate, or translate, and if translating, how much optimization to apply. On a single processor machine, this is critical. It may take a great deal of time to translate; less time to emulate. If something is run once (or rarely), it doesn't make sense to translate. We can't afford the overhead.

    On an MP (multi processor, or multi-core), we can emulate, and schedule translations. The translations don't have an immediate impact on run-time, but allow a future speed-up (assuming enough memory).

    Secondly, it is very difficult (typically), to model things like exceptions. The choice is to (1) be accurate, but slow, or (2) to be sloppy, potentially breaking some code. On an MP platform, multiple methods can be executed. If an exception doesn't happen, the results from the slower methods can be simply discarded.

    MP can also be exploited to allow ILP increases by speculative execution. Assuming fast inter-processor communication.

    I find that a dual-CPU machine is a "sweet spot" for most of my needs. The GUI, etc. typically exeuctes on one CPU, and my actual application on the other. The system is then MUCH more responsive under "load". I would imagine that "MAME" would allow X to draw on one processor, while it utilized other processsors for the emulation. [or maybe not, I don't MAME as I have no interest in arade games].

    Ratboy.

    --
    Just another "Cubible(sic) Joe" 2 17 3061
  15. Re:At last! Intel realizes that.... by fbg111 · · Score: 3, Informative

    I'll bet dollars to donuts that the ad guy who came up with the new naming system owns a BMW.

    Either that, or he owns an Opteron server and AMD already took all the even numbers...

    --
    Flying is easy, just throw yourself at the ground and miss. -Douglas Adams
  16. Re:Consumers aren't logical by julesh · · Score: 2, Informative

    There's nothing exaggerated there. The P4 was a step backwards from the P3 in every respect other than the ability to push it to high clock speeds. The speed comparisons he makes seem roughly correct; for some applications it would have been worse.