Slashdot Mirror
Details of New Intel Dunnington and Nehalem Architectures Leaked
Daily Tech is reporting that details about Intel's new processor models were leaked over the weekend. Both the six core Dunnington and Nehalem architectures were featured in this leak. "Dunnington includes 16MB of L3 cache shared by all six processors. Each pair of cores can also access 3MB of local L2 cache. The end result is a design very similar to the AMD Barcelona quad-core processor; however, each Barcelona core contains 512KB L2 cache, whereas Dunnington cores share L2 cache in pairs. [...] Nehalem is everything Penryn is -- 45nm, SSE4, quad-core -- and then some. For starters, Intel will abandon the front-side bus model in favor of QuickPath Interconnect; a serial bus similar to HyperTransport."
Sounds like good names to be used in a D&D game!
Sir Dunnington against the evil lich lord Nehalem!
They could have gone to 3 cores, like the competition. That seems like the logical thing to do, but they said "Fuck it, we're going to six". What part of this don't you understand? If two cores is good, and four cores is better, obviously six cores would make them the best fucking CPU that ever existed.
http://www.theonion.com/content/node/33930
/I'm just waiting for the day Intel says "this one goes to 11"
[Fuck Beta]
o0t!
The Wikipedia page on QuickPath is very lacking in the realm of details. Does anyone know how it stacks up against HyperTransport? One of the most mouth-watering proposed uses for HT3 that I've heard of was the possibility for an external HT3 bus on a machine which could be used to link together multiple physical machines into one giant NUMA beast.
;)
Imagine a Beowulf of those
Still doesn't run Crysis.
QuickPath: because Intel doesn't adopt standards... it rewrites them.
The L3 cache is 16MB. Each pair of cores shares 3MB of L2 cache. They aren't the same thing at all.
Note: if you're tempted to mod this up, don't. I rehashed the summary.
You seem to have confuse the L2 and L3 caches. The L3 cache is 16MB, while each pair of processors have a shared 3MB L2 cache. So, it's 3pairs X 3MB = 9MB of L2 cache and 16MB of L3 cache.
Uh, no.
It seems that 16 MB of L3 cache is shared among all 6 processors. Then, each pair of cores has 3 MB between them.
So, 16MB L3 + 3 (pairs of 2 cores) * 3MB L2 = 25 MB total cache.
that means we have 9 MB of L2 cache (total) and an additional 16 MB of L3 cache.
now i need to RTFA
Don't call me back. Give me a call back. Bye. So yeah. But bye our, well, but alright we are on a shirt this chill.
Does it go to 11?
Karma Whoring for Fun and Profit.
I don't really know the situation surrounding the technology, but even if Intel could use it for free, they would lose a huge battle in the PR War. I can see it now, "Remember that interconnect AMD has been using for years now? Well our design has finally caught up with theirs enough to use it." Remember that to the masses, the non-slashdot crowd, they have no idea what the techno-jargon spouted by Intel marketing means.
Intel currently has the superior technology, this is because of superior fabrication capabilities, not because of a superior architecture, if I've been following this correctly over the last few years. The general public is oblivious to the fact that internally the AMD architecture is cleaner and more elegant, the only thing they have to go on is marketing. If Intel were to adopt HyperTransport, which IIRC is trademarked by AMD, that would be a huge step backwards for Intel marketing, which is just recovering now that the Core 2 architecture has put them back on top.
Very true!
Now, hopefully Intel will open the new bus to third party apps (like that FPGA opteron drop-in). I'll admit I'm an Intel fanboy, but I'd buy an opteron system in a heartbeat if I could pony up the $5K for that co-processor...
What surprises me is the current lack of complaints that you can't drop these new processors into an old board, as a new socket will be required (this is because the northbridge is rolling into the CPU IIRC). I don't see it as a big deal, because usually when upgrading the CPU one also is upgrading the memory and MB as well.
-nB
whois gawk date unzip strip find touch finger mount join nice man top fsck grep eject more yes exit umount sleep dump
Which kind of puts in perspective just how long Duke Nukem Forever has been in development. It's almost getting to the point where the CPU alone meets the minimum requirements for RAM.
Please check your facts, AMD doesn't _own_ HyperTransport, so why would Intel have to pay them anything? HyperTransport can be used royalty-free by anyone joining the HT consortium. Yes, AMD is a member of the consortium, just like a lot of other tech companies such as NVIDIA, one of AMD/ATi's biggest competitors. AMD are not the owners of the technology nor are they in control of the HT consortium. They are simply one of the most visible tech companies that has strongly embraced HT in their products.
...then shalt thou count to three, no more, no less. Three shall be the number thou shalt count, and the number of the counting shall be three. Four shalt thou not count, neither count thou two, excepting that thou then proceed to three. Five is right out. Once the number three, being the third number, be reached, then l...