Slashdot Mirror


Strained Silicon Chips From Intel

Quirk writes "NewScientist is reporting... "Intel has taken the wraps off a secret technique it is using'Strained silicon' chips to increase the speed of its Pentium and Centrino chips. The technique boosts the rate at which transistors switch, without having to make them smaller.""

41 of 126 comments (clear)

  1. Since when is Strained Silicon Secret? by RalphBNumbers · · Score: 5, Interesting

    I know IBM has been publically working with this, at least in research, for a long time, and it's a fair bet other firms were too.
    IIRC they've even used SSoI (Strained Silicon on Insulator) for some production ASICs...

    --
    "The worst tyrannies were the ones where a governance required its own logic on every embedded node." - Vernor Vinge
    1. Re:Since when is Strained Silicon Secret? by Dreadlord · · Score: 5, Informative

      true, I was going to post something similar, here is the link to IBM's research about Strained Silicon.
      I first thought it was the submitter's mistake, but actually the story is taked off the article.
      Maybe someone can shed some light here.

      --
      The IT section color scheme sucks.
    2. Re:Since when is Strained Silicon Secret? by cmacb · · Score: 4, Insightful

      I bet what the article MEANT to say was that they took the wraps off the fact that they are using this process. The secret being not the process but their use of it. Especially since they credit a university researcher with the concept back in 1992.

    3. Re:Since when is Strained Silicon Secret? by metlin · · Score: 3, Interesting

      During my undergrad, one of my professors of Solid State Circuits lab talked about this. She said that the reason this is hard is because when your source/gate region is partially depleted of charge carriers, there is a need to raise the source-drain gates effectively to utilize the technology. You see, one of the benefits is that the effective capacitance of your source-drain region is decreased. However, if your source-drain gates are not sufficiently increased, the remaining charge carriers remain back and over a period of time this in itself builds up a capacitance. It then begins to function like a dual capacitor device, etc.

      And to counter this, you will end up using metal within your S-D zone, however that will have its own side effects - you will need more interconnects and this will increase the resistance by a very slight amount. Trivial for a small number of transistors but if you're having a few million of them, it could be painful. Also, it would mean that the entire thing is going to heat up ever so quickly.

      And ofcourse, you always have issues with the Floating Body effects (warning Powerpoint).

      Couple this with a hard manufacturing process, and you have a technology thats atleast going to take another 5-10 years to mature. And thats being optimistic :)

    4. Re:Since when is Strained Silicon Secret? by xenocide2 · · Score: 2, Informative

      There is a difference between understanding and using. Intel has announced that they are using strained silicon in a production environment. The big difference here is scaling the process up. As they mentioned in the article, they have disclosed their use of, but not how their strained silicon electronics are made.

      --
      I Browse at +4 Flamebait

      Open Source Sysadmin

    5. Re:Since when is Strained Silicon Secret? by Bender_ · · Score: 2, Informative

      Since when is Strained Silicon Secret?

      The idea of strained silicon is to apply a mechanical stress to the silicon. This will change the spacing between the silicon atoms (the lattice spacing), which will indirectly reduce the channel resistance, therefore allowing faster transistor switching speed.

      Indeed, this has been known for a long time, but so far it has not been used in commercial products due to the problems involved with the actual manufacturing of theses devices.

      The classical way to manufacture theses devices
      is to grow a thin layer of silicon germanium on your wafer. The SiGe layer has a slightly different lattice spacing than silicon. When a silicon layer is grown on top of the SiGe layer it adapts its lattice spacing. Therefore it is possible to grow silicon layers with a slightly different lattice spacing.

      This way is persued by IBM and others and is quite expensive.

      Intel managed to find a different way. They just build their transistores on common Si-Wafers, but deposit mechanically stressed layers on top of their transistors. This will result in a mechanical stress in the transistor channel and does therefore lead to the same result.

      The difference is that Intels method is a lot cheaper (adds only 2% to overall cost), they have all the patents, and it does actually work in a manifacturing process.

    6. Re:Since when is Strained Silicon Secret? by TeknoHog · · Score: 2, Informative

      I attended a lecture on this topic several years ago. One of our professors used silicon straining to alter the wavelength of LEDs. He had originally noticed how the wavelengths of LEDs of different materials correlates with the interatomic separation in the material. That led him to think whether it's merely the lattice separation, instead of the material itself, that matters.

      --
      Escher was the first MC and Giger invented the HR department.
  2. Deja Vu, all over again. by Anonymous Coward · · Score: 2, Informative

    Dupe, Maybe read this 2.5 year old story

  3. Strained silicon?!!? by BWJones · · Score: 4, Funny

    Shoot, I should tell you about strained silicon. That overclocking experiment I did a couple years ago went horribly wrong when the water pump failed and smoke started pouring out of the case. THAT was decidedly strained silicon. :-)

    --
    Visit Jonesblog and say hello.
  4. Future bad headlines for this technology by Craig+Maloney · · Score: 4, Funny

    Intel sees chip futures strained
    Intel strains to find new chips
    Intel strains to make chips faster

    etc... ad nauseum.

    1. Re:Future bad headlines for this technology by ozric99 · · Score: 5, Funny

      .... Apple introduces their fledgling product: iStrain.

    2. Re:Future bad headlines for this technology by Walt+Dismal · · Score: 2, Funny

      You're all too late. Safeway carries Beechnut Strained Silicon, and babies love it. What scares me is Gerber Creamed Silicon with Spinach.

  5. Hmm.... by Anonymous Coward · · Score: 3, Funny

    Pulling on my processor with two pairs of pliers just bent a few of the pins and made it smoke a bit...

  6. Mechanical Stress by miracle69 · · Score: 4, Interesting

    All of this is at the atomic level, but I do wonder how these things hold up to mechanical and thermal stress.

    To stretch the silicon lattice, Intel deposits a film of silicon nitride over the whole transistor at high temperature. Because silicon nitride contracts less than silicon as it cools, it locks the silicon lattice beneath it in place with a wider spacing than it would normally adopt. This improves electron conduction by 10 per cent.

    What temperature ranges does this become an issue? If my processor gets warm, will its performance decrease because the strain dissapeared?

    Would mild mechanical stress on the chip (i.e. application of heat-sink) alter the strain?

    --
    Linux - Because Mommy taught me to Share.
    1. Re:Mechanical Stress by mercuryresearch · · Score: 4, Informative

      I spoke with Intel about this in the spring.

      Apparently the strained silicon technology came about due to research related to mechanical stress problems they were encountering across the entire chip -- so it already was an issue. Their research solved the mechanical stress problem, and they later realized by intentionally localizing the effect they could basically place the strain at individual transistors to improve performance.

      Because the effect is localized and controlled it's no longer an issue of concern, AFAIK.

      Heat sinks, etc, shouldn't alter the strain at the transistor level. Remember, we are talking about this at the atomic level, so any macro-level strain like a heat sink would have to be pretty substantial to work its way down into the crystal lattice structure to the point of affecting performance. (Sort of humorous if it did, though, as it would imply microprocessors would go faster if you squeezed them. In reality Intel is actually stretching the size of the normal silicon lattice structure, so heat sink stress (compression) would actually be working against you, but it's also occuring in the wrong axis (the lattice stretching is 2D X-Y, not Z-axis.)

  7. Yet another reminder for naysayers... by Amiga+Lover · · Score: 3, Insightful

    ...who claim we're coming to the limits of silicon, and XXXX MHz is the highest that can be achieved. Technology will keep on advancing relentlessly, changing and adapting.

    Pick an absolute limit for the speed of a CPU... then proceed to completely ignore it. Can't go wrong there.

    1. Re:Yet another reminder for naysayers... by the_2nd_coming · · Score: 3, Informative

      we are coming to the ends. for Intel, they need to reduce the leakage or they will not be able to compete.

      --



      I am the Alpha and the Omega-3
    2. Re:Yet another reminder for naysayers... by Waffle+Iron · · Score: 4, Insightful
      ..who claim we're coming to the limits of silicon, and XXXX MHz is the highest that can be achieved. Technology will keep on advancing relentlessly, changing and adapting.

      While technology could keep advancing for quite some time, that doesn't mean that advances will be economically feasible.

      Take aircraft development, for example. The maximum speed advanced on a roughly exponential scale from 1903 through the mid 60s, culminating with an X-15 flight at around mach 6. Even today, researchers are tinkering around with models of aircraft faster than that. However, 99.99% of all passengers and cargo still move at the speed they did in 1960: about 500 mph. Why is this? Because fuel consumption and noise problems make it uneconomical to go faster than a 707. For air travel, every day reality has become decoupled from technological possiblity.

      Likewise, CPU performance will almost certainly hit a wall where the power consumption makes it impractical for the average user to run more MIPS. Processor technology will continue to advance, but only for applications where power consumption is no object.

      The problem is that when you can no longer target CPUs at the mass market, the potential revenue shrinks, so investment money dries up, slowing the development cycle. (This is a big part of the reason why 40 years after the X-15 and SR-71 we haven't come up with anything faster.) This will be the factor that ends exponential silicon CPU performance increases, even if there is no fundamental physical roadblock to producing faster processors.

    3. Re:Yet another reminder for naysayers... by John+Courtland · · Score: 2, Insightful

      Or we'll get to the point where our processors contain cells, and each cell can be doled out "work units" to handle. Mass a bunch and you can complete more "work units" faster. Each "work unit" would probably be a thread, so that data could be collaborated easily. Maybe our programming models in the future wil be so totally different that processor design as we know it will be like looking at the horse and buggy today.

      --
      Slashdot is proof that Sturgeon's Law applies to mankind.
  8. 100 billion dollar chip market! by ()vnorby() · · Score: 2, Interesting

    The announcement, at the International Electron Devices Meeting in Washington DC last week, gives a glimpse into the intensely secretive way chip firms attempt to gain an edge over their competitors in a market worth over $100 billion a year. Chip market worth 100 billion dollars ? Wow. That is the thing that stood out for me in the article.

    --
    -Vib, videogame freelancer for news0r.com, videogame.net, and vnorby.tk
    1. Re:100 billion dollar chip market! by MegaHamsterX · · Score: 3, Insightful

      Then consider how much these chip fabs cost, last I read they were several billion dollars, so if the market is 100billion I don't know how this can really continue much further economicly.

      Scientists, Engineers, Accountants, Lawyers, The Blue Man Group, you start to wonder how there is any room left for profit.

  9. Way behind competitors still by MBraynard · · Score: 5, Interesting
    Man made diamonds have much less problems handling heat and Intel is ignoring this while their competitors are on the fast track.

    Still, Butler is frustrated with what he thinks of as myopia in the US computer business. "Europe and Japan have been investing in diamond semiconductor research," he says, citing the Japanese government's announcement in December that it would begin allocating $6 million a year to build a first-generation diamond chip. "Bob Linares has given the US the advantage, but nobody's paying any attention," he says. "If we're not careful, the Japanese or the Europeans are going to claim the diamond niche."

    Indeed, Intel's top materials executives weren't aware of the latest research breakthroughs when I spoke to them in June, although they certainly understood the potential for diamonds in computing. "Diamonds represent a seismic change in semiconductors," says Krishnamurthy Soumyanath, Intel's director of communications circuits research. "It takes us about 10 years to evaluate a new material. We have a lot of investment in silicon. We're not about to abandon that."

    Click here for full article.

    1. Re:Way behind competitors still by DAldredge · · Score: 5, Insightful

      It costs around 1.5 - 2.75 BILLION USD for a new chip fab. Intel isn't about to throw that away, they will just buy one of the smaller companies when/if the perfect this tech.

    2. Re:Way behind competitors still by Epistax · · Score: 2, Interesting

      In my New Employment Orientation (NEO) at Intel, they basically said ~The only way we'll ever get beat is by some minor startup nipping at our heel~. The jist of it is they said they will not get bogged down in old ways of doing things and will constantly change. Well I think the CEO needs to take NEO...

    3. Re:Way behind competitors still by fullofangst · · Score: 2, Insightful

      Man made diamonds have much less problems handling heat and Intel is ignoring this while their competitors are on the fast track
      I'd wager they aren't ignoring it at all. Rather, Intel will be keeping any progress on such a jump in technology very, very closely guarded to their chest.

  10. Re:Fujitsu by Anonymous Coward · · Score: 3, Informative
    While this is not the same type of straining that Intel is doing



    Indeed, in fact this is of absolutely _NO RELEVANCE_ to strained silicon FETS. Please inform yourself before posting, and consider not posting halve-knowledge.

  11. Intel may be right by dus · · Score: 2, Interesting


    Intel may be right on this one - they always have been conservative and this worked out very well for them. Large companies often wait for smaller companies to take the risk and prove or disprove the viablity of new tech. Nobody knows how well diamond is going to work out!

    Remember GaAs?

  12. Re:Finally Caught On by Bender_ · · Score: 2, Interesting

    This is most probably a fake:

    o stackable chip - unpropable
    o 64Bit extension by module? Good joke, there is just no way to provide this technically..
    o "lots of wires" - no way, you dont get above 20MHz when connection a CPU by wires
    o 4000MHz front side bus - no way there is a tenfold increase.

    Try harder next time..

  13. And the competitors by JanneM · · Score: 5, Funny

    In a response, AMD announced development of "stressed silicon", while VIA reportedly has only managed to "get their silicon slightly worried", according to one unnamed source. China, meanwhile, announced a multi-million dollar project to have silicon going into hysterics within five years.

    --
    Trust the Computer. The Computer is your friend.
  14. Strained.... by vudu · · Score: 3, Funny

    Silicone? I was expecting a story about Pamela Anderson.

    Damn.

  15. Re:fanboys are funny by obeythefist · · Score: 5, Insightful

    And the Intel fanboys make fun of the AMD fanboys? Very mature.

    Intel and AMD both have a variety of technologies available to them, sometimes uniquely, sometimes shared or licensed.

    Currently AMD holds the speed crown with the hammer series of chips. Before that, intel held the speed crown when the P4 series ramped up to the very high clockspeeds it was capable of. Before that, AMD held the speed crown when it beat intel soundly to 1GHz. Before that, intel was everything.

    When you consider that now, AMD seems to be a low-end commodity CPU technology leader (first to get 64bit on the desktop and all), and intel have changed their plans by announcing work on an x86-64 CPU, but intel by far has a huge installed base and the same entrenched loyalty in consumers that Bill Gates enjoys (They are the biggest, most expensive company so their product is more reliable FUD).

    I'm interested in seeing who will win out - the larger company with the market share (but less innovative product), or the innovator with a cheaper, more powerful product. I think intel will win, after observing the linux/windows market competition.

    --
    I am government man, come from the government. The government has sent me. -- G.I.R.
  16. That's nothing by dus · · Score: 2, Funny

    Microsoft has been stressing silicon, including Intel's, for many years!

  17. Won't happen by ArchieBunker · · Score: 2, Insightful

    Anything P4 and later has the built in temp sensor that slows down the cpu if it overheats. If your cpu is getting so hot that its melting silicon then you have bigger problems to deal with. The tomshardware video still gives me a chuckle when the AMD chip goes *poof* and smokes without a heatsink. Trying to save a few cents I suppose.

    --
    Only the State obtains its revenue by coercion. - Murray Rothbard
  18. PFET vs NFET by ChrisMaple · · Score: 3, Informative

    Note that Intel improved the P channel devices 25% and the N channel devices 10%. Since N channel devices are usually 2 to 3 times stronger than P channel devices, this reduces the difference and makes CMOS design a little bit nicer.

    --
    Contribute to civilization: ari.aynrand.org/donate
  19. news by ruiner5000 · · Score: 2, Interesting

    Headline-Intel sees IBM and AMD tech doing well, decides to copy.

    link

    Silicon on Insulator, Copper Interconnects, DDR memory, dual core, but not HyperTransport yet.

    --
    ignorance is bliss. googlefiberatx.com
  20. Re:fanboys are funny by oconnorcjo · · Score: 4, Insightful
    I'm interested in seeing who will win out - the larger company with the market share (but less innovative product), or the innovator with a cheaper, more powerful product. I think intel will win, after observing the linux/windows market competition.

    If Linux could run all the programs that MS does, I would say your logic made some sense but the fact is that linux is "johny come lately" when 90% of the desktop was already tied to MS. Linux can't run everything that MS does and it is not realistic for most people to switch all software and everything they know to something completely new. That arguement does not hold true for the AMD/Intel market. What runs on Intel will run just as well on AMD with no change in user experience (often without any knowledge of what chip they are using).

    --
    I miss the Karma Whores.
  21. Re:Direction by some+guy+I+know · · Score: 2, Informative
    I'd like to know if the lattice could be stretched in all three directions, rather than just one.
    Based on the quote in the grandparent post (and the picture at the bottom of the page in the article, which shows a side-slice of the configuration), the strain is 2D already (plane face to plane face).
    The only way to get 3D straining would be to have a 3D substrate, with the transistor material embedded within.
    It seems to me that, in such a configuration, the substrate would interfere with the operation of the transistor.
    --
    Those who sacrifice security to condemn liberty deserve to repeat history or something. - Benjamin Santayana
  22. World's Smallest by DumbSwede · · Score: 3, Funny

    Sure strained silicon is great, but the real advance was the world's smallest colander.

  23. Re:fanboys are funny by ProtonMotiveForce · · Score: 2, Insightful

    Some factual mistakes in your post.

    1. I don't recall Intel announcing anything about any x86-64 CPU.
    2. Intel's products are more reliable, as they spend a _lot_ more time testing and qualifying their products than any other manufacturer.

  24. Several technologies... by NerveGas · · Score: 4, Informative

    There are several new technologies that either are speeding up chips, or will speed up chips, and the best part is that they'll all work together.

    For some time, SOI (silicon-on-insulator) has been helping chip manufacturers squeeze out extra performance. And the straining of the silicon lattice (strained silicon) helps as well. And you can combine them into SSOI, strained-silicon-on-insulator.

    Well, there's also one other technology that's been developed, called "fully depleted silicon". And guess what - it should/will be possible to make fully-depleted, strained silicon-on-insulator chips. (FDSSOI?)

    Between moving to 90 nm, then 65nm, and then further, as well as integrating high-K dialectrics and fully-depleted, strained silicon-on-insulator manufacturing technologies, we've still got a lot of headroom to keep cranking out faster and faster processors. Moore's law has still got a long time to live. And that's even if we don't make any new breakthroughs, but my guess is that the chip makers will continue to pull aces out of their sleeves, so to speak.

    steve

    --
    Oh, you're not stuck, you're just unable to let go of the onion rings.
  25. Re:Direction by n7ytd · · Score: 2, Informative

    I'd like to know if the lattice could be stretched in all three directions, rather than just one. And if so, would that provide any benefit? Or does the benefit come from that directionality?

    It would be stretched in all directions, but usually the thickness is kept as small as possible, so the effect in that direction is minimal. The idea is to increase the carrier mobility between the source and drain, which is mostly a 1-D proposition: the electrons (or holes) flow from the source towards the drain, in as close to a straight-line as possible. Of course, the other 2 dimensions count as well, but not nearly as much as on the plane between the source and drain.