Slashdot Mirror


Intel Plans to Overhaul Chip Architecture

Carl Bialik from the WSJ writes "Intel is planning to announce an entirely new chip architecture later this month at the company's developer forum, the Wall Street Journal reports. The company isn't discussing details yet, but it's expected that Paul Otellini will discuss a 'technology foundation designed from scratch to improve energy efficiency and make it easier to add more than two processors.'"

66 of 359 comments (clear)

  1. What does this mean? by AKAImBatman · · Score: 5, Interesting

    One thing the article didn't make clear is what exactly Intel means by "A New Chip Architecture". i.e. Do they mean a new architecture as in the Itanic (but low power!), or a new chip architecture as in, "We're ditching the 20 stage pipeline in exchange for a more reasonable 6 stage pipeline, swapping out most of the control circuts for those from our StrongARM line, and rewriting the microcode to execute all of the Pentium instructions on a simple, low power RISC core."

    While they could go either way, I hope they've learned from the Itanium and EM64T debacles that they should stick with a compatible microcode. Leave the super-instruction sets to the MIPS and SPARCs of the world.

    1. Re:What does this mean? by CTho9305 · · Score: 2, Insightful

      TFA claims the new chips will be in PCs in 18 months - given the incredibly long design times of modern processors, that means they've probably been working on it for at least a couple years.

    2. Re:What does this mean? by team99parody · · Score: 2, Interesting
      i hav a hunch no one outside of intel knows just yet.

      I have a hunch no one outside of Intel's PR department knows. They still haven't gotten their previous "new architecture" EPIC ramped up.

      My bet is that such pre-announcements of radically new stuff is mostly a way of freezing the market to stop supercomputer vendors from looking at IBM Cell chips in much the same way Itanium stopped people from using PA-RISC, Alpha, MIPS, etc.

    3. Re:What does this mean? by hotchai · · Score: 3, Interesting

      Nope, this is still the same old x86 architecture we all love. What they mean by a "new architecture" is that they are ditching the Pentium-IV micro-architecture and developing a new one based on the Pentium-M micro-architecture (itself loosely based on the Pentium-!!! design). As a result, the new chips promise to deliver higher performance at lower power levels.

    4. Re:What does this mean? by merpaholic · · Score: 3, Informative

      Yep this is exactly what they've been building up to for a year or two now, ever since AMD trounced them so badly with performance per watt (and they realized there is no economical way they can scale a P4 based architecture past two cores).

      I really do hope they keep the high performance per core that the pentium m architecture can offer. Having 8 cores is nice, but if they individually aren't very high performing, traditional apps like games are going to suffer badly on such an architecture.

      I know game devs are being pushed this way anyways with the latest consoles, but it doesn't mean its going to work out that great (you can only parallelize something like a game engine so far before you hit severely diminishing returns or have a debugging nightmare on your hands). It'll be pretty important for quite some time to have a single core that really pump out those IPCs.

    5. Re:What does this mean? by dbrutus · · Score: 4, Interesting

      I have a hunch that Steve Jobs knows. Apple goes to Intel during the 2006-2007 time frame because of their low power consumption chips out there on their roadmap. Now Intel is launching low power consumption chips. I would be shocked if Apple didn't have access to early chips as a condition for switching architectures.

    6. Re:What does this mean? by default+luser · · Score: 2, Insightful

      Yes, that's the first thing I thought of. I've read that dual-core and 64-bit versions of the Pentium M with improved FPU performance have been in the works. The key fact here is that Intel has NEVER announced a desktop version of the Pentium M, even though the rumor mill has made the phasing out of the P4 a certainty. So, TECHNICALLY, it's a new CPU architecture.

      These will probably be announced as desktop-only chips, and should be available within a year. 18 months...no way Intel will wait that long.

      --

      Man is the animal that laughs.
      And occasionally whores for Karma.

    7. Re:What does this mean? by pjbass · · Score: 2, Interesting

      Being someone who works in the logic development side of Intel, I can say for a fact they know exactly what they're talking about, and it's not marketing FUD. Think of how long it takes to make a chip design (I'll give you a hint - it's roughly 1-2 years for a rev. 0 design, with 6 months to a year more for a production-worthy design to be available). If we're announcing something next month, be rest assured that the designs, expectations, and work have already been done in knowing what this beast will look like on the other side.

  2. Quintuple Core! by danielDamage · · Score: 3, Funny

    You remember back in the day when processors had only one core?

    --
    Slices, dices, eats your lunch.
  3. It's Conroe by Hack+Jandy · · Score: 4, Interesting

    Conroe according to Anandtech...
    http://anandtech.com/cpuchipsets/showdoc.aspx?i=24 92

    HJ

  4. Announcement by Ryan+Stortz · · Score: 4, Insightful

    Who wants to bet that the announcement includes a integrated memory controller? I wouldn't be suprised if they just licenced Opteron technology from AMD; it would be alot cheaper than developing their own. Although, they could always just outright steal it.

    --
    Bugs are just features that have been fixed.
    1. Re:Announcement by AKAImBatman · · Score: 2, Informative

      I wouldn't be suprised if they just licenced Opteron technology from AMD

      Intel already did that with their EM64T technology. It's already present in the latest Xeon processors, and is now considered the future of the x86 platform.

      Intel has pretty much admitted that they got egg on their face for that one. Especially since one of the purposes of the Itanium design was to create an architecture under which the AMD cross-licensing deals wouldn't apply. Talk about backfiring.

  5. Not a user-perceptable change. by sbaker · · Score: 4, Informative

    On NPR this morning, they mentioned that Intel had said that a typical PC user wouldn't notice any change as a result of this new architecture. So one presumes this means no major instruction set revisions or anything.

    --
    www.sjbaker.org
    1. Re:Not a user-perceptable change. by ArsonSmith · · Score: 5, Funny

      When Apple said they would switch to intel what they didn't say was that Intel was switching to PPC.

      --
      Paying taxes to buy civilization is like paying a hooker to buy love.
    2. Re:Not a user-perceptable change. by moosesocks · · Score: 2, Insightful

      Mod parent up as insightful!

      A lot of intel's planned 'improvements' closely mirror the major advantages of PowerPC architecture. Intel has clearly been influenced by Apple or is trying to push IBM out of the high-end market.

      Either way, I welcome some good innovation from Intel. I was far from being impressed with the Pentium 4 (with the exception of the M). Over the past 4 or 5 years, AMD has been the clear winner in terms of cost, technology, innovation, and speed. Intel has been the winner on the business side of things. Funny how it works, eh?

      I wonder what AMD's answer to this will be?

      (PS: Doesn't the way they're describing this make it sound like it's gonna be a super-powerful RISC chip with x86 emulation?)

      --
      -- If you try to fail and succeed, which have you done? - Uli's moose
    3. Re:Not a user-perceptable change. by Jherek+Carnelian · · Score: 2, Informative

      (PS: Doesn't the way they're describing this make it sound like it's gonna be a super-powerful RISC chip with x86 emulation?)

      That's what the P4 (and the P3 and the K7 and K8) already are.

      They are RISC implementations "under the covers" with a x86-to-internal-risc-ISA converter on the front. Intel calls their RISC instructions "micro-ops" and even have a dedicated micro-op cache to reduce the need to retranslate the same x86 instructions over and over again in situations where the code loops or is otherwise predictably repetitive. I'm sure AMD has something similar.

      But no, you can not execute these micro-op risc instructions yourself, they only exist "inside" the cpu and only get there through translation from x86 instructions.

  6. totally cool by ackthpt · · Score: 4, Interesting
    no-way-the-old-architecture-is-totally-cool

    This is kinda funny in two ways..

    • 1. Intel often comes out with new processors which run HOT, pushing the chip to extremes of physics.
    • 2. The old architecture is a dinosaur, harkening back to the 8088 and rather inefficient in many respects, where RISC processors were supposed to trump it. Which is still around? It seems you can come up with all the technological advances you like, so long as it is still a pumped up 8088.

    'technology foundation designed from scratch to improve energy efficiency and make it easier to add more than two processors.'

    Not overheard anywhere: "We are peeking through a knothole in AMD's fence and seeing what they are up to.

    Nitpick: "The company isn't discussed details yet"
    The proper word is ain't.

    --

    A feeling of having made the same mistake before: Deja Foobar
    1. Re:totally cool by p3d0 · · Score: 2, Insightful
      It's a trend. Exceptions happen.
      It's a trend that's been predicted for almost half the lifetime of electronic computers, and has yet to make any progress.
      --
      Patrick Doyle
      I mod down every jackass who puts his moderation policy in his sig. Oh, wait a sec....
  7. Obligatory obvious sighting by Iriel · · Score: 3, Interesting

    One has to wonder if Apple had any 'insight' to these plans when they signed the deal.

    --
    Perfecting Discordia
    www.stevenvansickle.com
    1. Re:Obligatory obvious sighting by 99BottlesOfBeerInMyF · · Score: 4, Insightful

      One has to wonder if Apple had any 'insight' to these plans when they signed the deal.

      Actually, it is pretty likely that Apple was given a full roadmap and a few engineers to explain the whole thing while in in discussions and under NDA. The real questions are did this have anything to do with Apple's decision, is this in response to the deal with Apple, or is this just coincidental.

    2. Re:Obligatory obvious sighting by ciroknight · · Score: 2, Interesting

      No kidding. The original Netburst design had hints that it started in 1993 with the "Williamette" moniker. Of course, I can't validate this right now, but I know some creative Googling will find the paper I'm talking about.

      One wonders if the engineers who took one look at what Netburst became and said "this would be a great diversionary tactic". Design technologies for other projects, slap them together on the Netburst-endlessly-extendable pipeline and ship. I wonder this because the Pentium M seems to have all that's good about the P4s, and really none of the bad, hot, or crufty bits. It's really a chicken/egg problem.

      If Intel did use the P4 as a market diversionary tactic, this archetecture could have been designed in the 5-6 years the P4 stole from the market. That team in Israel is known to pull off magic..

      --
      "Victory means exit strategy, and it's important for the President to explain to us what the exit strategy is." G.W.Bush
    3. Re:Obligatory obvious sighting by blamanj · · Score: 3, Informative

      It's pretty clear they did.

      "A big emphasis is going to be performance per watt," -- Bill Calder, an Intel spokesman.

      "When we look at Intel, they've got great performance, yes, but they've got something else that's very important to us. Just as important as performance, is power consumption. And the way we look at it is performance per watt. For one watt of power how much performance do you get? And when we look at the future road maps projected out in mid-2006 and beyond, what we see is the PowerPC gives us sort of 15 units of performance per watt, but the Intel road map in the future gives us 70, and so this tells us what we have to do." -- Steve Jobs, Apple CEO

  8. switch? by minus_273 · · Score: 3, Funny

    mac switches to intel
    intel switches to PPC ? :-p

    --
    The war with islam is a war on the beast
    The war on terror is a war for peace
  9. AMD's dual core offering better than Intel's by Anonymous Coward · · Score: 5, Informative
    According to various preliminary benchmarks from The Tech Report, Tom's Hardware and AnandTech, AMD's desktop dual-core chips are significantly better than Intel's dual-core desktop offerings in terms of performance and power consumption. This is partly due to the fact that the AMD solution has a better inter-core communication architecture and lower memory latency.

    Meanwhile, Intel's desktop dual core chips seem to offer much more aggressive pricing at this time. AMD's lowest price dual core chip, the X2 4200 is almost twice as expensive as Intel's lowest cost dual core processor. However, an interview with three AMD execs on PCPerspective.com claims that "AMD would eventually have lower priced Athlon X2 processors via the waterfall effect in the future".

  10. They have to redeem themselves by realmolo · · Score: 4, Insightful

    As we all know, the Pentium 4 is a pretty goofy, shlocky design. The Pentium M is good, but it's essentially a Pentium Pro. That's 10 years old.

    Intle NEEDS to prove that they can still make a good x86 chip from "scratch".

    1. Re:They have to redeem themselves by Jeff+DeMaagd · · Score: 2, Interesting

      I'd say, if it works well and is competitive, does the age of the original design really matter? Keep in mind that the core if the Pentium M is heavily re-factored in terms of the overall logic design, improved branch prediction and so on. Making something completely new for its own sake isn't a worthy goal unless there are sufficient benefits versus the cost of such a design.

      For all I know, the Athlon64 core might have as much similarity with the core of the Nexgen 5x86 chip as the Pentium M might have with the original Pentium Pro. AMD had trouble designing their own CPU core, so they bought Nexgen's know-how to do this, so there is at least a definite lineage.

      It is pretty tough to do a clean-sheet re-implementation, I think a lot of times you might end up redoing the same work that was already done.

    2. Re:They have to redeem themselves by BoneFlower · · Score: 2, Insightful

      Sure, its old. But it works very well. They can keep pace with P4's upwards of twice as fast, and not consume anywhere NEAR as much power in the process.

      Honestly, they should get an award for that. The basic design is, as you say, 10 years old. But it is *still* holding up next to far newer designs. Thats a huge accomplishment. It's hard enough to build a superior CPU architecture for *right now*. Building one that will still be relevant A DECADE INTO THE FUTURE is absolutely staggering. And not simply relevant, but actually near top of the line. Hell, the P6 architecture is on schedule to replace its own "replacement" in the next couple of years. How often does that happen?

  11. Attempt to scare IBM by team99parody · · Score: 2, Insightful
    Last time Intel pre-announced a new Chip Architecture there was a lot of strong competitiion in the 64-bit computing space. Leading players were Alpha, PA-RISC, Sparc, MIPS.

    Intel announced some fud about EPIC, and except for fujitsu who kept Sparc alive despite Sun's layoffs this FUD wiped out the entire market.

    Methinks they saw the power of this approach and if the last round killed 4 leading nplayers, this round will kill off the remaining 2 (IBM & AMD).

    1. Re:Attempt to scare IBM by AKAImBatman · · Score: 2, Insightful

      Methinks they saw the power of this approach and if the last round killed 4 leading nplayers, this round will kill off the remaining 2 (IBM & AMD).

      Except for one problem. Everyone now thinks that Intel is the boy who cried wolf.

      While Intel's FUD did destroy the high-end server market, they failed to account for AMD's move into that market. As a result, AMD has managed to take the development lead away from Intel. Any future attempts by Intel at new processor architecture will be met with a luke warm response at best. At worst, the entire market will shun Intels attempts. They're not in a good position at the moment to be spreading too much FUD.

    2. Re:Attempt to scare IBM by AKAImBatman · · Score: 4, Informative

      Itanium didn't kill Alpha/MIPS/Sun.

      Yes it did. When the hype was at it peak, it was actually preventing companies (such as the one I was working at during that time) from looking into Sun solutions, and HP made its infamous decision to ditch the Alpha line of processors in favor of the upcoming Intanic line.

      At that time, Sun machines held a reasonable partiy with Intel's offerings, and Alpha NT desktops simply flew. Pentium III (Coppermine) was still in the development phase, and SGI was barely hanging on thanks to their N64 and NT Workstation deals.

  12. Crossing my fingers... by mikeophile · · Score: 2, Funny

    I hope their new logo isn't as easily confused with a feminine hygine product.

    1. Re:Crossing my fingers... by Kenshin · · Score: 3, Funny

      A HAMMER?

      Ouch, I don't think I want to know what kind of hygene product that is...

      --

      Does it make you happy you're so strange?

  13. This is clearly what steve was talking about by Anonymous Coward · · Score: 2, Insightful

    Performance per watt? Notice now Intel is singing the exact same tune that Apple is? I'm not saying that it's being made specifically for Apple, but clearly Steve Jobs looked at the roadmap and, since Intel wants something new, saw a common goal that he could pursue.

  14. Re:Another auto analogy... by jurt1235 · · Score: 2, Interesting

    That just has to do with the market. In the start when the automobile was introduced, a person had to walk in front of it with a bell to warn for the danger. Since with computers there is still this risk, so a sysadmin has to run around and warn everybody of dangers in the use of computers, people just can not let go of the car analogy.

    --

    My wife's sketchblog Blob[p]: Gastrono-me
  15. Semantics by frankie · · Score: 4, Informative

    The word "multiprocessor" should be "multicore". They're talking about 4 or 8 cores on a single CPU, which might be nice for blades but not so useful for a laptop or a gamer.

    And of course, Macheads note the phrase "performance per watt".

  16. article ignores Pentium M? by orz · · Score: 3, Insightful

    The article seems to pretend that the Israeli design teams low power Pentium M doesn't exist. It says the last major design change was the Pentium 4 (which was prior to the Pentium M), and doesn't mention that current and (already announced) future Pentium M based designs match the description given.

    1. Re:article ignores Pentium M? by SEE · · Score: 2, Informative

      The last four major new Intel x86 core architectures, in reverse-chronologogical order, were the Pentium 4, Pentium Pro, Pentium, and 486.

      The Pentium M is a fairly serious revision of the Pentium Pro-Pentium II-Pentium III core series, but is clearly a revision of that series, not a truly new architecture.

      At a random guess, Intel may be having difficulty with multiple multicore Pentium Ms because the original PPro was only made to work in quad-processor machines.

    2. Re:article ignores Pentium M? by Sebastopol · · Score: 2, Informative

      Dillhole:

      Pentium M is a low power pentium 3. the same old p6 architecture from 1996.

      Pentium 4 architecture came after Pentium 3, hence "the latest".

      Got it? Good.

      --
      https://www.accountkiller.com/removal-requested
    3. Re:article ignores Pentium M? by hkb · · Score: 2, Informative

      How did this get marked insightful?

      They specifically mention the Pentium M in the article and they specifically mention that this is completely different from the Pentium M arch.

      --
      /* Moderating all non-anonymous trolls up since 2004 */
    4. Re:article ignores Pentium M? by cyberformer · · Score: 2, Interesting

      Yep. Intel was very secretive about the Pentium-M's architecture when it first launched, mostly to hide the fact that it was based on the same P6 core as the old Pentium Pro (ie. something that's been around for more than ten years). The big announcement is a new x86 core, intended to replace the P6.

      The other slightly embarrassing (for Intel) twist is that the new architecture will be a lot closer to the P6 than to the P7 ("Netburst") core used in the Pentium-4. Essentially, the Pentium-4 was a dead end, and all Intel's x86 plans now involve Pentium-M derived chips.

      The main difference between the Pentium-M and the Pentium-5 (or whatever they call the new desktop chip) is that unlike AMD, Intel isn't putting 64-bit extensions in mobile processors. They claim that it's all about tradeoffs involving size and power consumption.

    5. Re:article ignores Pentium M? by nutshell42 · · Score: 3, Interesting
      The other slightly embarrassing (for Intel) twist is that the new architecture will be a lot closer to the P6 than to the P7 ("Netburst") core used in the Pentium-4. Essentially, the Pentium-4 was a dead end, and all Intel's x86 plans now involve Pentium-M derived chips.

      Yeah, the idea behind Netburst was to streamline everything for clock frequencies as high as possible. This offered marketing advantages (before ppl became used to AMDs xx00+ ratings) and there was a time (shortly before and after the clawhammer) when it seemed like Intel had been right. It seemed that whatever AMD did Intel could just crank up the frequency another 200MHz, there was already speculation about 6GHz and more. But then they ran into the 4GHz barrier (and they weren't the only ones. IBM originally put the Cell at 4GHz+ and now they seem to have troubles at 3.2GHz) and since then Netburst has been dying a slow and painful death =)

      --
      Don't think of it as a flame---it's more like an argument that does 3d6 fire damage
  17. DRM'd! by __int64 · · Score: 2, Funny
    "The company also is more aggressively building in specialized circuitry for such purposes as improving computer security, some of which also are expected to be part of the new architecture."

    Oh sweet! That sentence was written so balmily I think it has even qualmed my pre DRM large-scale nationwide deployment fears.

  18. Re:Confusion by Kelson · · Score: 2, Insightful

    Given that Apple's porting (so far as we know) has all been focused on the x86 series, one would assume any new architecture designed for Apple would be compatible. Otherwise, Apple would have to throw away all the porting work they've done so far and/or create three-way fat binaries instead of two-way. Unless the benefits are staggering, it doesn't make sense for them to switch to yet another design at this point.

  19. Yes but ... by bizitch · · Score: 2, Funny

    Will it run Lotus 1-2-3?

    --
    ---- "Logoff! That cookie shit makes me nervous!" - A. Soprano
  20. Re:Another auto analogy... by ciroknight · · Score: 2, Insightful

    We use the Car analogy because everyone will understand it.

    Cars have been around for so long today that it is taken as ubiquitous, and common knowledge. So when we talk about DDR effectively doubling the bus bandwidth, people go "Oh, like the difference between a 2 lane highway and a 4 lane".

    The fact is, computers, like cars, are modularly constructed, and both devices follow a strict set of rules. This makes for direct analogies from one part to the next simpler (engine vs CPU for example).

    Lastly, we use the computer/car relationship because it works!

    --
    "Victory means exit strategy, and it's important for the President to explain to us what the exit strategy is." G.W.Bush
  21. Mesh by Tarlyn · · Score: 2, Interesting
    Two days ago HP came into my office and gave a 2 hour roadmap presentation to let us know what will happen to Risk/Alpha over the next few years.

    Well, Risk and Alpha are going away, and Itanium is the way of the future for HP-UX and OpenVMS. What was interesting was what they told us about the forthcoming Intel processors - the entire Alpha team was hired by Intel and the next gen intel chips will use the Alpha style switchless mesh architecture. This style architecture removes roadblocks inside the box -- no more intermediaries. Your data takes a straight line to its destination.

    In other words - it connects processors directly to one another to render true linear scalability. This differs from other architectures in that there is no traditional bus, and you can add processors, memory and I/O capacity in a Lego block-like fashion.

    They also mentioned they will be coming out with quad core in 2007.

    1. Re:Mesh by team99parody · · Score: 2, Insightful
      Two days ago HP came into my office and gave a 2 hour roadmap presentation to let us know what will happen to Risk/Alpha over the next few years. Well, Risk and Alpha are going away, and Itanium is the way of the future

      Ten YEARS ago HP told us that Risc is going away and that EPIC/Itanium is the way of the future. Remember, their Intel/EPIC announcement happened back in 1993.

      My bet is that HP continues being a Windtel/x86 leader and that RISC (thanks to Cell and Niagra) move on with out them.

      (oh, you said "Risk" is going away, not Risc. Well, that's more likely now that Carley's gone)

  22. My guess is a new x86 by Sycraft-fu · · Score: 4, Insightful

    Though they may not want to admit it, Intel knows they've lost the 64-bit format war for desktops at least.

    So probably what the are working on is a next gen x86 architecture. Those don't come out too often, usually the design one and just modify it for a number of years. It sounds like they are going to start using modifiations on their Pentium M for desktops, which is cool since it is efficient both thermally and in terms of what it does per clock, but there's a limited life to it and they know it. The Pentium M is something of a throwback to the P3, which itself is really based on the Ppro design.

    So my guess is Intel figures it's time to unviel a new design for a core, but on x86 architecture.

    1. Re:My guess is a new x86 by Skye16 · · Score: 2, Insightful

      The 64bit war for the desktop will be long and hardfought. I don't think they lost, just suffered a tremendous setback. That happens sometimes.

      Don't get me wrong, as a gamer, I want the highest gaming performance, and AMD is my chosen one. I don't particularly care for Intel. But to write them off already is a bit silly (imo).

    2. Re:My guess is a new x86 by jiushao · · Score: 3, Informative
      AMD won the 64 bit war in the sense that their instruction set approach ended up on top, on the other hand Intel easily ships far more 64 bit x86's than AMD at this point.

      Also it should be noted that the Pentium M is like the P3 in much the same way the K8 is like the K7. It is a very redesigned and improved core, so the ancestry in itself is no sign of it being an old design. As such I am not that sure that the new core wont be a Pentium M derivative as well, possibly simply a take on the Israeli Penium M by on of the US design teams.

      Otherwise I very much agree with you, the CPU projects at Intel are probably all x86 at this point, so we will probably just get to see Intel "get back on the track" after the somewhat failed experiment with the P4.

    3. Re:My guess is a new x86 by philipgar · · Score: 4, Interesting

      No... I doubt they'll be using the Pentium M core for this redesign. The new push will be for multithreading. The pipeline may shrink a bit, but long pipelines are nice because they allow for very high clock speeds due to low fanouts. When designing high power software going from 4 threads to 16 is often not too difficult. At least if you use the right paradigms. Combined with low-latency communication (L2 cache speeds) this makes for a very powerful combination.

      When designing such a machine its important to consider what the software will look like. Is it better to run 16 threads each with a CPI (cycles per instruction) of 1.2 or run 32 threads with a CPI of 1.6? This will actually push us much further back than the P3.

      The cores on these processors are far more likely to resemble the original Pentiums. Simple pipelines, in-order execution, minimal instruction level parallelism. When the current P4 superscalar beasts can rarly pull a CPI of 1, whats the point of allowing 4 instructions to execute simultaneously (at least if the core is only executing one thread).

      The new push will be to have 8 very simple cores (albeit with advanced SSE4 units with even wider vector instructions such as 256 or 512 bits) and allow each core to run 2 or 4 threads. This won't be hyperthreading as hyperthreading is a form of SMT (although Intel may reuse the name). It will be a form of fine-grained multithreading that allows context switches on L1 or L2 cache misses, as well as other latent operations. Of course their will also be logic to allow all the threads to run equally.

      With these processors we'll be able to run 16-32 threads simultaneously (or almost simultaneously). For applications that can be massively threaded this will result in a huge boost in performance. For the single threaded applications that aren't easily parallelizable .. . many of them don't need more power than what a simple 4GHz core can offer them. Those that require more computation than that will likely be reprogrammed to support multi-threading.

      This technology will scale tremendously. These new processors will essentially be supercomputers on a chip. I think this because of a presentation I saw by one of the lead P4 architects who was talking about future processors. This will be the future, and the time is now to rethink any applications you currently have and find someone competent in multithreading.

      Phil

  23. Re:Apple? by shotfeel · · Score: 2

    "A big emphasis is going to be performance per watt," said Bill Calder, an Intel spokesman. "That is a very big deal."

    Seemed to come right out of Jobs keynote, didn't it?

  24. It's called i860 :-) by Jeremiah+Cornelius · · Score: 4, Informative
    The Itanium will be re-christened "Xeon failure edition".

    Intel i860

    The Intel i860 (also 80860, and code named N10) was a RISC microprocessor from Intel, first released in 1989. The i860 was (along with the i960) one of Intel's first attempts at an entirely new, high-end ISA since the failed Intel i432 from the 1980s. It was released with considerable fanfare, and obscured the release of the Intel i960 which many considered to be a better design. The i860 never achieved commercial success and the project was terminated in the late 1980s. No known applications of the chip survive and it is no longer manufactured.

    Technical features

    Intel i860 MicroprocessorThe i860 combined a number of features that were unique at the time, most notably its VLIW (Very Long Instruction Word) architecture and powerful support for high-speed floating point operations. The design mounted a 32-bit ALU along with a 64-bit FPU that was itself built in three parts, an adder, a multiplier, and a graphics processor. The system had separate pipelines for the ALU, adder and multiplier, and could hand off up to three instructions per clock.

    One fairly unique feature of the i860 was that the pipelines into the functional units were program-accessible, requiring the compilers to carefully order instructions in the object code to keep the pipelines filled. This achieves some of the same goals as RISC microprocessor architectures, where complex microcode, a sort of on-the-fly compiler, was removed from the core of the CPU and placed in the compiler. This led to a simpler core, with more space available for other duties, but resulted in much larger code, with negative impact on cache hits, memory bandwidth, and overall system cost. As a result of its architecture, the i860 could run certain graphics and floating point algorithms with exceptionally high speed, but its performance in general-purpose applications suffered and it was difficult to program efficiently (see below).

    All of the buses were 64-bits wide, or wider. The internal memory bus to the cache, for instance, was 128-bits wide. Both units had thirty-two 32-bit registers, but the FPU used its set as sixteen 64-bit registers. Instructions for the ALU were fetched two at a time to use the full external bus. Intel always referred to the design as the "i860 64-Bit Microprocessor".

    The graphics unit was unique for the era. It was essentially a 64-bit integer unit using the FPU registers. It supported a number of commands for SIMD-like instructions in addition to basic 64-bit integer math. Experience with the i860 influenced the MMX functionality later added to Intel's Pentium processors.

    Performance (problems)

    Paper performance was impressive for a single-chip solution; however, real-world performance was anything but. One problem, perhaps unrecognized at the time, was that runtime code paths are difficult to predict, meaning that it becomes exceedingly difficult to properly order instructions at compile time. For instance, an instruction to add two numbers will take considerably longer if the data is not in the cache, yet there is no way for the programmer to know if it is or not. If you guess wrong the entire pipeline will stall, waiting for the data. The entire i860 design was based on the compiler efficiently handling this task, which proved almost impossible in practice. While theoretically capable of peaking at about 60MFLOPS for the XP versions, hand-coded assemblers managed to get only about up to 40MFLOPS, and most compilers had difficultly getting even 10.

    Another serious problem was the lack of any solution to quickly handle context switching. The i860 had several pipelines (for the ALU and FPU parts) and an interrupt could spill them and need them all to be re-loaded. This took 62 cycles in the best case, and almost 2000 cycles in the worst. The latter is 1/20000th of a second, an eternity for a CPU. This largely eliminated the i860 as a general purpose CPU.

    Versions, Applica

    --
    "Flyin' in just a sweet place,
    Never been known to fail..."
    1. Re:It's called i860 :-) by stripes · · Score: 4, Informative
      Intel i860

      OkiData had a short lived Unix workstation product line based around these. I used them for a while.

      One fairly unique feature of the i860 was that the pipelines into the functional units were program-accessible, requiring the compilers to carefully order instructions in the object code to keep the pipelines filled.

      Only the floating point pipeline was directly exposed. Your first two FMULADD got garbage as the result, the third got the result of the first FMULADD... I *think* it also had a mode with more conventional stalling if you tried to do a 2nd FMULADD before the first completed (or if you used the result register).

      The i860 also had a mode where you it would execute two instructions per clock, but you had to pair one integer instruction with one floating point instruction in that mode (and the pairing was static, if you put two integer instructions in a row the CPU would fault with an illegal instruction fault).

      Paper performance was impressive for a single-chip solution; however, real-world performance was anything but.

      It outperformed it's contemparary SPARC and MIPS CPUs by a considrable margin in FP, and by a small margin in integer heavy code. It was competitave with the HP snake systems (HPPA). It predated the Alpha, and was badly outmatched when the Alpha finally came out.

      One problem, perhaps unrecognized at the time, was that runtime code paths are difficult to predict, meaning that it becomes exceedingly difficult to properly order instructions at compile time. For instance, an instruction to add two numbers will take considerably longer if the data is not in the cache, yet there is no way for the programmer to know if it is or not. If you guess wrong the entire pipeline will stall, waiting for the data.

      That was extremely common at the time. The best the contemporary CPUs had was the IBM ROMP (pre-IBM POWER!) that had register scoreboarding so it didn't take a stall until the result register was used. It wasn't until five to seven years later that out-of-order CPUs were commercially available (and I can't remember who did them first, maybe the TI SuperSPARC? Or was it the MIPS R8000?)

      Another serious problem was the lack of any solution to quickly handle context switching. The i860 had several pipelines (for the ALU and FPU parts) and an interrupt could spill them and need them all to be re-loaded. This took 62 cycles in the best case, and almost 2000 cycles in the worst. The latter is 1/20000th of a second, an eternity for a CPU. This largely eliminated the i860 as a general purpose CPU.

      It seemed of handling disk interrupts, mouse movement, and even the relatively tiny FIFO for SoundBlaster 16 audio out. Maybe this was more a problem in theory then in practice? Clearly the i860 never got far in the embedded space though, and this couldn't have possibly helped.

      The i860 did see some use in the workstation world as a graphics accelerator. It was used, for instance, in the NeXTDimension, where it ran a cut-down version of the Mach kernel running a complete PostScript. In this role the i860 design worked considerably better, as the core program could be loaded into the cache and made entirely "predictable", allowing the compilers to get the ordering right. This sort of use slowly disappeared as well, as more general-purpose CPUs started to match the i860's performance, and Intel lost interest.

      I think it was also used as part of the "geometry engine" on SGI's Reality Engine product. There were something like 4 per GE, and up to 4 GEs on a Reality Engine, which was pretty impressive in 1991ish, but other then having something like 196 bits of memory per pixel falls pretty far short of today's $100 graphics cards.

  25. Re:Confusion by MightyMartian · · Score: 2, Interesting

    Make a fast and efficient enough chip, and any legacy stuff can be run in emulation anyways. This was certainly done for the WOW stuff in the non-x86 versions of Windows NT, and with the speed of processors nowadays, I don't see any reason why any chip designer would waste the silicon on supporting DOS and Win3.x apps at the chip-level anyways.

    --
    The world's burning. Moped Jesus spotted on I50. Details at 11.
  26. CSP by GileadGreene · · Score: 2, Informative

    You might start here. Lots of other books will tell you how to use semaphores and mutexes. This book will help you to understand why to use semaphores and mutexes (and perhaps open your eyes to better concurrency constructs), and teach you how to reason about your multithreaded design so that you won't get any nasty surprises when it comes time to run it.

  27. Async? by munch117 · · Score: 2, Interesting
    Now if Intel were to throw their weight behind the design of asynchronous CPUs (FOLDOC, Wikipedia), that would be cool.

    And the chips would be cool also...

  28. Nothing New by MOBE2001 · · Score: 2, Funny

    All processor architectures are based on the algorithm, a custom started by a guy named Babbage some 150 years ago.

    A really new architecture should abandon the algorithmic model and adopt a non-algorithmic, signal-based synchronous software model. It would revolutionize computing and solve the nastiest problem in the computer industry: software unreliability.

    But we cannot expect a big company like Intel to be truly innovative. Hopefully a bright upstart will get the message and make a killing while the behemoths are busy fighting each other for market share. The won't know what hit them until it's too late.

    1. Re:Nothing New by El+Cabri · · Score: 2, Informative

      I've checked out the link that appears as the parent's author webpage, and man, what a dense service of fresh, steaming bullshit that is. Was parent moderated funny because of irony ?

  29. yep by zogger · · Score: 2, Interesting

    exactly what I thought when I read the headline. The timing is too exact. It would have to be somewhat x86 compatable though you would think, else they wouldn't be developing on it now, they'd wait at least for prototype chips.

  30. Are you smoking crack? by llZENll · · Score: 2, Insightful

    The 64bit format war hasn't even started yet. And besides its hard to call it a war when intel doesn't even have a 64 bit chip out. When we see 50%+ penetration of 64bit chips on the desktop then you can start to say who is the winner.

  31. Re:what I'd like to see by Dun+Malg · · Score: 2, Interesting
    > AltiVec (or whatever the generic name is) Intel's version is called SSE.

    I'm told that AltiVec is vastly different (and superior) to SSE.

    They're not very different at all, actually. Both are SIMD instruction sets essentially designed to achieve the same goals. That AltiVec is superior to SSE is true, but only if read literally. SSE2 is about an even match, with each having a few advantages over the other. SSE3 pretty much added all the horizontal data movement instructions previous incarnations lacked and is actually somewhat better than AltiVec.

    --
    If a job's not worth doing, it's not worth doing right.
  32. X2 3800+ has been out for a while by charnov · · Score: 2, Informative

    The X2 3800+ has been out for weeks and is currently at $400. It should be down to $300 by year end or less.

    --
    [RIAA] says its concern is artists. That's true, in just the sense that a cattle rancher is concerned about its cattle.
  33. Re:The good old days by mjh49746 · · Score: 2, Interesting

    Actually, I get fond memories when I think of old computers. If the Apple ][ and the Trash-80 didn't exist when I was waaay back in the first grade and doing stupid BASIC shit on them in school, I probably wouldn't have any interest in computers now.

  34. Re:Er... by philipgar · · Score: 2, Interesting

    not quite actually. The big difference being that the cell architecture has a host processor, and many smaller sub processors. The subprocessors have a backwards memory model (which seems extremely confusing) in that each one has a scratchpad memory. Also each sub processor has a limited instruction set. What I described consists of many identical processors although the possibility exists for a chip to have one high-ILP core and many high throughput cores to optimize for both single and parallel app). However even with asymetric cores like that they'd all be capable of running any x86 instruction. Phil

  35. Re:In your dreams by bhtooefr · · Score: 2, Informative

    What processor is in your computer?

    If it's a P6-based chip (Pentium Pro through Pentium M), Netburst-based chip (Pentium 4), Nx586, or an AMD K6 or later, then you've got one that does it already.

    It translates (in hardware - not the same as Transmeta, which did it in software) x86 instructions to an internal RISC instruction set (the one that the Nx586 and AMD K6 used was called RISC86). The most commonly used x86 instructions directly map to the instructions used in the internal RISC processor. Then, it processes it using a RISC core. The system is totally unaware that there's not a true x86 CPU in there, though.